Simplified 2-Dimensional Scaled Min-Sum Algorithm for LDPC Decoder
نویسندگان
چکیده
منابع مشابه
Simplified 2-Dimensional Scaled Min-Sum Algorithm for LDPC Decoder
Among various decoding algorithms of low-density parity-check (LDPC) codes, the minsum (MS) algorithm and its modified algorithms are widely adopted because of their computational simplicity compared to the sum-product (SP) algorithm with slight loss of decoding performance. In the MS algorithm, the magnitude of the output message from a check node (CN) processing unit is decided by either the ...
متن کاملEfficient Fully-Parallel LDPC Decoder Design with Improved Simplified Min-Sum Algorithms
In this paper we introduce an area and power efficient fully-parallel LDPC decoder design, which keeps the BER performance while consuming less hardware resources and lower power compared with conventional decoders. For this decoder, we firstly propose two improved simplified min-sum algorithms, which enable the decoder to reduce the hardware implementation complexity and area: hardware consump...
متن کاملAn area efficient LDPC decoder using a reduced complexity min-sum algorithm
Hardware implementation of Low-Density Parity-Check (LDPC) decoders using conventional algorithms such as Sum-Product or Min-Sum requires large amount of hardware resources. A rather simplistic way to reduce hardware resources is to reduce the intrinsic message quantization. However this adversely affects the bit error rate (BER) performance significantly. In this paper, a resource efficient LD...
متن کاملIMPLEMENTATION OF LDPC USING MIN - SUM DECODING ALGORITHM Maheshwari
In storage system Low-density parity-check (LDPC) codes are used because the performance of error correction is very close to Shannon limit for large block lengths. In this paper LDPC decoder using min-sum algorithm is proposed. The inter-connect complexity is reduced by restricting the extrinsic message length to 2 bits and also simplifies the check node operation by this decoder. The increase...
متن کاملArea-Efficient Min-Sum Decoder Design for High-Rate QC-LDPC Codes in Magnetic Recording
This paper presents a silicon area efficient quasicyclic (QC) low-density parity-check (LDPC) code decoder design solution, which is geared to magnetic recording that demands high code rate and very high decoding throughput under stringent silicon cost constraint. The key of this proposed design solution is to transform the conventional formulation of the MinSum decoding algorithm in such a way...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electrical Engineering and Technology
سال: 2017
ISSN: 1975-0102
DOI: 10.5370/jeet.2017.12.3.1262